点播式网络研讨会

Nokia: Experience in Adopting HLS and HLV Methodology

预估观看时长：13 分钟

分享

Title slide from Nokia: Experience in Adopting High-Level Synthesis and High-Level Verification Methodology

Ever increasing requirements for shorter time to market and better resource usage are challenging us to explore different ways on how to improve our design and verification methodology. One of the solutions Nokia has explored is raising abstraction level in both RTL design and verification with the help of High-Level Synthesis and Verification tools.

主讲嘉宾简介

Nokia

Eerik Niskanen

IP verification lead in Nokia Digital Front End ASIC

Eerik has been working in Nokia since 2019. He is currently focusing on UVM and High Level Verification and is a key member of HLS core team for Digital Front End SoCs.

相关资源

用于创建生产就绪型 CAD 绘图的 7 项技术
White Paper

用于创建生产就绪型 CAD 绘图的 7 项技术

在工程界，绘图发挥着至关重要的作用。离开 CAD 绘图，许多 3D 模型几乎都无法加工。