点播式网络研讨会

LG Electronics: Video Encoder IP Design Optimization and Verification Using Catapult

预估观看时长:17 分钟

分享

Title slide of session

As the algorithm complexity of semiconductor IP increases, design and verification times are lengthening, becoming a major factor delaying Time-To-Market (TTM). Accordingly, the semiconductor industry is focusing on securing competitiveness through PPA (Power, Performance, Area) optimization and exploring efficient development and verification methods for complex IPs. In this context, LG Electronics' SoC Center successfully designed a highly complex video encoder IP in a short period by adopting Catapult HLS. By leveraging the high-level design and verification capabilities of Catapult HLS, they were able to accelerate the design process and significantly reduce verification time. This resulted in greatly improved time and cost efficiency for IP development, and LG plans to increase the use of Catapult HLS in future development projects.

主讲嘉宾

LG Electronics

Jonghun Yoo

Senior Researcher, SoC Center

B.S. in Computer Engineering, Gwangwoon University, 2012. M.S in Computer Engineering, Gwangwoon University, 2014. SoC R&D Center, LG Electronics, 2014 ~ Present.

  • 2014 ~ 2016: Video Codec device driver development
  • Present: MPEG Encoder/Decoder IP & Low Latency Video Codec IP
    development
Siemens EDA

William Lee

Consultant Application Engineer

William Lee is consultant application engineer at Siemens EDA.
He is supporting Catapult HLS, which is a fast and effective RTL implementation of functions described in high level languages such as C/C++/SystemC.

He is particularly interested in HLS implementation of applications in the fields of video image processing and AI/ML.

He has also worked as an RTL design and verification support engineer, delivering QuestaSim digital logic simulator technical support and debugging, coverage closure, formal verification, and SV/UVM.

Before joining Siemens EDA in 2015, he had 6 years of experience in IP development and Soc mass production in various processes as an ASIC/SoC RTL design and verification engineer, including camera image signal processing, memory controller design, memory optimization, and low power design.

He holds a B.S and Ph.D.(ABD) degree from Hanyang University, electronics and electrical Engineering.

相关资源

视频:消费品企业配方管理 - 简化配方开发流程
Video

视频:消费品企业配方管理 - 简化配方开发流程

借助西门子企业配方管理,在几分钟内转换和扩展配方。简化生产并缩短试验时间。立即观看我们的视频,彻底改变配方开发流程。

聚配方管理软件和数字化转型之力,推动快消品行业的创新步伐
White Paper

聚配方管理软件和数字化转型之力,推动快消品行业的创新步伐

配方管理软件可以提高研发潜能,帮助您打造高复杂度的新产品。了解更多。

优化 CPG 加工中的配方开发
Webinar

优化 CPG 加工中的配方开发

通过本次有关优化配方开发的网络研讨会,了解 CPG 制造行业如何推动创新效率。