on-demand webinar

LG Electronics: Video Encoder IP Design Optimization and Verification Using Catapult

Estimated Watching Time: 17 minutes

Share

Title slide of session

As the algorithm complexity of semiconductor IP increases, design and verification times are lengthening, becoming a major factor delaying Time-To-Market (TTM). Accordingly, the semiconductor industry is focusing on securing competitiveness through PPA (Power, Performance, Area) optimization and exploring efficient development and verification methods for complex IPs. In this context, LG Electronics' SoC Center successfully designed a highly complex video encoder IP in a short period by adopting Catapult HLS. By leveraging the high-level design and verification capabilities of Catapult HLS, they were able to accelerate the design process and significantly reduce verification time. This resulted in greatly improved time and cost efficiency for IP development, and LG plans to increase the use of Catapult HLS in future development projects.

Meet the speakers

LG Electronics

Jonghun Yoo

Senior Researcher, SoC Center

B.S. in Computer Engineering, Gwangwoon University, 2012. M.S in Computer Engineering, Gwangwoon University, 2014. SoC R&D Center, LG Electronics, 2014 ~ Present.

  • 2014 ~ 2016: Video Codec device driver development
  • Present: MPEG Encoder/Decoder IP & Low Latency Video Codec IP
    development
Siemens EDA

William Lee

Consultant Application Engineer

William Lee is consultant application engineer at Siemens EDA.
He is supporting Catapult HLS, which is a fast and effective RTL implementation of functions described in high level languages such as C/C++/SystemC.

He is particularly interested in HLS implementation of applications in the fields of video image processing and AI/ML.

He has also worked as an RTL design and verification support engineer, delivering QuestaSim digital logic simulator technical support and debugging, coverage closure, formal verification, and SV/UVM.

Before joining Siemens EDA in 2015, he had 6 years of experience in IP development and Soc mass production in various processes as an ASIC/SoC RTL design and verification engineer, including camera image signal processing, memory controller design, memory optimization, and low power design.

He holds a B.S and Ph.D.(ABD) degree from Hanyang University, electronics and electrical Engineering.

Related resources

Assess your PLM cost of ownership with Forrester Consulting TEI
Analyst Report

Assess your PLM cost of ownership with Forrester Consulting TEI

Download a copy of the TEI analysis to build a business case for why it’s time to make the move to Teamcenter X.

How-To Guide: Better Design Engineering Collaboration
E-book

How-To Guide: Better Design Engineering Collaboration

How to guide for better engineering collaboration and ECAD MCAD coordination across design teams. Increase engineering productivity. Drive innovation.

PLM benefits of the digital twin and the digital thread for smart, connected product development
E-book

PLM benefits of the digital twin and the digital thread for smart, connected product development

Deliver smart, connected products with the essential benefits of PLM – digital thread, digital twin – by reading this Lifecycle Insights ebook.

What is PLM, and why PLM on the cloud?
Infographic

What is PLM, and why PLM on the cloud?

What is PLM? See how you can bring innovative products to market faster with quick, cost-effective Teamcenter X on the cloud. Learn more.

Cloud-based PLM is the future
Video

Cloud-based PLM is the future

Get a faster return on investment with cloud-based PLM software. Added bonus: you can use it anywhere and anytime you need it.

Take the Fast Track with Teamcenter X SaaS PLM
Video

Take the Fast Track with Teamcenter X SaaS PLM

Take a look at Teamcenter X software-as-a-service product lifecycle management (SaaS PLM) that's easy to use and easy to access.