High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
主讲嘉宾简介
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
相关资源
飞机结构设计和分析
孤立的工具和团队无法解决航空业的碳中和难题。Simcenter 支持并行的飞机结构设计和分析。
Digital image correlation for aircraft materials and structural testing
Watch this webinar on aircraft materials and structural testing to learn how digital image correlation alleviates limitations and offers new insights.
通过集成式端到端结构开发流程加快适航认证
端到端结构开发流程有助于简化整个飞机结构开发过程，确保飞机制造商高效、快速地取得适航认证，并避免成本超支