High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Relatore
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Risorse correlate
Digital image correlation for aircraft materials and structural testing
Watch this webinar on aircraft materials and structural testing to learn how digital image correlation alleviates limitations and offers new insights.
Accelerare la certificazione di aeronavigabilità con un processo di sviluppo strutturale end-to-end integrato
Il processo di sviluppo strutturale end-to-end contribuisce a ottimizzare tutti i processi associati alle aerostrutture, consentendo ai produttori di ottenere la certificazione di aeronavigabilità in modo ra...