High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
À propos de l'intervenant
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Ressources associées
Conception et analyse structurelles des avions
Les outils et les équipes déconnectés ne peuvent pas répondre aux défis zéro carbone que s;est lancé le secteur aéronautique. Simcenter facilite la conception et l'analyse simultanées de la structure des avions.
Digital image correlation for aircraft materials and structural testing
Watch this webinar on aircraft materials and structural testing to learn how digital image correlation alleviates limitations and offers new insights.
Accélérer les certifications de navigabilité grâce à un processus de développement structurel intégré de bout en bout
En adoptant un processus de développement structurel de bout en bout, les constructeurs aéronautiques peuvent optimiser l’ensemble des opérations de fabrication des aérostructures, ce qui doit leur permettre...