High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
主讲嘉宾简介
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
相关资源
2030 年的船舶行业：打造智能船舶
船舶分析和船舶 IoT 正在为船舶制造商创造无限的可能性。了解智能船舶如何帮助如今充满不确定性的航运经济引航指路。
2030 年的船舶行业：船舶数字化劳动力
数字化正推动着船舶行业转型。了解如何使用虚拟和增强现实技术改善船舶运营、船员培训并实现远程协助。
2030 年的船舶行业：从螺旋模型到 V 模型
从船舶设计螺旋模型到 V 模型，船舶设计流程需要不断演进，从而推动船舶行业创新。阅读本篇分析报告，了解更多信息。