온디맨드 웨비나

High-Level Synthesis Verification Technologies and Techniques

예상 소요 시간: 17분

공유

Picture of session's intro slide

When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.

발표자 소개

Siemens EDA

David Aerne

Verification Technologist

Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.

관련 자료

항공기 구조 설계 및 해석
Webinar

항공기 구조 설계 및 해석

통합 항공기 구조 설계 및 해석 프로세스를 통해 인증 및 개발 시간과 비용 초과를 어떻게 줄일 수 있는지 알아보십시오.

통합 엔드-투-엔드 구조 개발 프로세스를 사용한 감항성 인증 가속화
Webinar

통합 엔드-투-엔드 구조 개발 프로세스를 사용한 감항성 인증 가속화

항공기 제조사는 엔드-투-엔드 구조 개발 프로세스를 통해 전체 항공기체 프로세스를 간소화 해 효율적이며 신속하게 감항 인증을 획득하고 비용 초과를 방지할 수 있습니다

Digital image correlation for aircraft materials and structural testing
Webinar

Digital image correlation for aircraft materials and structural testing

Watch this webinar on aircraft materials and structural testing to learn how digital image correlation alleviates limitations and offers new insights.