High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Relatore
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Risorse correlate
Cos'è il PLM e perché scegliere una soluzione PLM in cloud?
Cos'è il PLM? Lancia i tuoi prodotti sul mercato in tempi più brevi grazie a Teamcenter X in cloud. Maggiori informazioni.
Teamcenter X: il PLM in cloud progettato per crescere di pari passo con la tua azienda
Scopri come Teamcenter X può aiutare anche la più piccola startup a crescere con una soluzione PLM in cloud in grado di supportare i team nel processo di sviluppo e consegna del prodotto, ovunque e in qualsiasi momento.