Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc. HLS tools are expected to synthesize this code to RTL which can be input to the traditional RTL downstream flow (RTL / GDS) RTL lint / formal check tools cannot be run on HLS RTL (as the errors cannot be correlated to HLS source code) Onespin systemC/C++ extension DV help to overcome this challenge. This session will be presented by Siemens on behalf of Infineon Technologies AG.
講演者の紹介
Vlada Kalinic
SystemC Product Specialist
Vlada Kalinic is the SystemC Product Specialist at Siemens EDA, and is involved in the evaluations with the new customers as well supporting the current portfolio of the customers to improve the current SystemC flows. Vlada has also another role, as Product Specialist of EC-FPGA in OneSpin. Vlada holds a master’s degree with honors in Electrical and Computer Engineering, Embedded Systems and Algorithms from the University of Novi Sad (Serbia). Prior to Mentor/Siemens, Vlada worked with OneSpin for 5+ years and was involved in various successful evaluations with SystemC and EC-FPGA customers.
関連情報
産業機械向けAdvanced Planning and Scheduling (APS)
Advanced Planning and Scheduling (APS) ソフトウェアを使用して可視性を高め、製造プロセスを改善します。詳細は電子ブックをご覧ください。
エレクトロニクス業界に変革をもたらし、デジタル時代を生き抜く
こちらのオンデマンド・ウェビナーを視聴して、エレクトロニクス企業がコラボレーションを強化し、効率を向上させ、イノベーションを推進するデジタル・トランスフォーメーション戦略を成功させる方法を学びましょう。