Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc. HLS tools are expected to synthesize this code to RTL which can be input to the traditional RTL downstream flow (RTL / GDS) RTL lint / formal check tools cannot be run on HLS RTL (as the errors cannot be correlated to HLS source code) Onespin systemC/C++ extension DV help to overcome this challenge. This session will be presented by Siemens on behalf of Infineon Technologies AG.
講演者の紹介
Vlada Kalinic
SystemC Product Specialist
Vlada Kalinic is the SystemC Product Specialist at Siemens EDA, and is involved in the evaluations with the new customers as well supporting the current portfolio of the customers to improve the current SystemC flows. Vlada has also another role, as Product Specialist of EC-FPGA in OneSpin. Vlada holds a master’s degree with honors in Electrical and Computer Engineering, Embedded Systems and Algorithms from the University of Novi Sad (Serbia). Prior to Mentor/Siemens, Vlada worked with OneSpin for 5+ years and was involved in various successful evaluations with SystemC and EC-FPGA customers.
関連情報
Simcenterソリューションによる熱設計の最適化
ICデバイス製造の精密な熱解析において、HuaweiがどのようにSimcenterソリューションを活用しているかをご確認ください。忠実度の高いデータを確保し、自動キャリブレーションを可能にする方法を紹介しています。
シーメンスの高度な熱試験ソリューションを使用して顧客満足を向上させた安川電機
世界的な電機メーカーがSimcenter T3STERを使用してチップの温度を直接測定し、製品の熱品質を向上