Streamline GVT and flutter certification and realize the first flight faster and safer
Demonstrating that an aircraft is free from flutter in the entire flight envelope is a mandatory requirement for aircraft certification. This a major milestone in the aircraft program and should be well prepared to avoid any delays or even worse, experience a catastrophic event.
A pre-requisite for any successful flutter testing campaign is having a good dynamic CAE model, validated via a full-scale modal test (GVT) of the aircraft. Such a ground vibration test is on the critical path towards first flight and simulation can give valuable insight on how to best instrument the structure and get the most information out of the campaign in the shortest possible time. Efficient correlation and updating tools then complete the model for accurate flutter simulations across all flight conditions to determine the flight & flutter schedule.
Watch this webinar and learn how a combined simulation and test approach can help you to accelerate the verification process linked to structural dynamics and flutter requirements.
Learn how to:
- Efficiently prepare and execute a ground vibration test
- Build accurate dynamic models for flutter predictions
- Safely execute flutter tests
Ressources associées
Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.
STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.
CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.
High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.