High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Meet the speaker
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Related resources
Accelerate at scale using product design technology
Reduce time-to-market using product design technology. A Multi-disciplinary design drives mechanical, electric & electronics design simultaneously.
Next generation CAD software for heavy vehicle design
NX CAD unites electrical, mechanical & control systems in the only true multidisciplinary platform available with vehicle design automation & validation tools built in.
Digitally transform equipment design using engineering design software
Engineering design software for heavy equipment enables autonomous operations and connected work environments. Learn more.