点播式网络研讨会

NVIDIA: Design and Verification of a Machine Learning Accelerator SoC Using an Object-Oriented HLS-Based Design Flow

Using an Object-Oriented HLS-Based Design Flow

预估观看时长:28 分钟

分享

NVIDIA: Design and Verification of a Machine Learning Accelerator SoC Using an Object-Oriented HLS-Based Design Flow

A high-productivity digital VLSI flow for designing complex SoCs is presented in this webinar. It includes High-Level Synthesis tools, an efficient implementation of Latency-Insensitive Channels, and MatchLib - an object-oriented library of synthesizable SystemC and C++ components. The flow was demonstrated on a programmable machine learning inference accelerator SoC designed in 16nm FinFET technology.

NVIDIA’s DAC Paper: A Modular Digital VLSI Flow for High-Productivity SoC Design.

What you will learn:

  • How to shorten development time & cost
  • A high-productivity digital VLSI flow for designing complex SoCs
  • Efficient implementation of Latency-Insensitive Channels
  • MatchLib - an object-oriented library of synthesizable SystemC and
    C++ components

Who Should Attend

  • RTL designers
  • ASIC Designers
  • Engineers
  • Hardware architects
  • Managers

主讲嘉宾简介

NVIDIA

Brucek Khailany

Senior Director of ASIC and VLSI Research

Brucek Khailany joined NVIDIA in 2009 and currently leads the ASIC & VLSI Research group. During his time at NVIDIA, he has contributed to projects within research and product groups on topics spanning computer architecture, unit micro-architecture, and ASIC and VLSI design techniques. Dr. Khailany is also currently the Principal Investigator to a NVIDIA-led team under the DARPA CRAFT project researching high-productivity design methodology and design tools. Previously, Dr. Khailany was a Co-Founder and Principal Architect at Stream Processors, Inc. (SPI) where he led research and development activities related to highly-parallel programmable processor architectures. He received his Ph.D. and Masters in Electrical Engineering from Stanford University and received B.S.E. degrees in Electrical Engineering and Computer Engineering from the University of Michigan.

相关资源

CAD的劣势?了解在CAD设计中最浪费时间的环节!
Infographic

CAD的劣势?了解在CAD设计中最浪费时间的环节!

CAD 有什么不足之处?如果浪费 CAD 设计时间,则其存在不足。

什么是 PLM?为何选择云端 PLM?
Infographic

什么是 PLM?为何选择云端 PLM?

什么是 PLM?了解快速、实惠的西门子云端 Teamcenter X 如何帮助更快将创新产品推向市场。了解更多信息。

Teamcenter X 云端 PLM 可伴随业务增长而发展
Video

Teamcenter X 云端 PLM 可伴随业务增长而发展

了解 Teamcenter X 如何通过云端 PLM 帮助最小的初创企业发展,随时随地为所有团队提供产品开发和交付支持。