webinar a la carta

NVIDIA: Design and Verification of a Machine Learning Accelerator SoC Using an Object-Oriented HLS-Based Design Flow

Using an Object-Oriented HLS-Based Design Flow

Tiempo estimado de visualización: 28 minutos

Compartir

NVIDIA: Design and Verification of a Machine Learning Accelerator SoC Using an Object-Oriented HLS-Based Design Flow

A high-productivity digital VLSI flow for designing complex SoCs is presented in this webinar. It includes High-Level Synthesis tools, an efficient implementation of Latency-Insensitive Channels, and MatchLib - an object-oriented library of synthesizable SystemC and C++ components. The flow was demonstrated on a programmable machine learning inference accelerator SoC designed in 16nm FinFET technology.

NVIDIA’s DAC Paper: A Modular Digital VLSI Flow for High-Productivity SoC Design.

What you will learn:

  • How to shorten development time & cost
  • A high-productivity digital VLSI flow for designing complex SoCs
  • Efficient implementation of Latency-Insensitive Channels
  • MatchLib - an object-oriented library of synthesizable SystemC and
    C++ components

Who Should Attend

  • RTL designers
  • ASIC Designers
  • Engineers
  • Hardware architects
  • Managers

Conoce al invitado

NVIDIA

Brucek Khailany

Senior Director of ASIC and VLSI Research

Brucek Khailany joined NVIDIA in 2009 and currently leads the ASIC & VLSI Research group. During his time at NVIDIA, he has contributed to projects within research and product groups on topics spanning computer architecture, unit micro-architecture, and ASIC and VLSI design techniques. Dr. Khailany is also currently the Principal Investigator to a NVIDIA-led team under the DARPA CRAFT project researching high-productivity design methodology and design tools. Previously, Dr. Khailany was a Co-Founder and Principal Architect at Stream Processors, Inc. (SPI) where he led research and development activities related to highly-parallel programmable processor architectures. He received his Ph.D. and Masters in Electrical Engineering from Stanford University and received B.S.E. degrees in Electrical Engineering and Computer Engineering from the University of Michigan.

Recursos relacionados

Eche un vistazo a los factores que le hacen perder el tiempo en el diseño CAD
Infographic

Eche un vistazo a los factores que le hacen perder el tiempo en el diseño CAD

¿Existen desventajas en CAD? Sí, las hay cuando está perdiendo el tiempo en el diseño de CAD.

¿Qué es el PLM y por qué elegir el PLM en la nube?
Infographic

¿Qué es el PLM y por qué elegir el PLM en la nube?

¿Qué es el PLM? Descubra cómo comercializar productos innovadores gracias a Teamcenter X en la nube, rápido y rentable. Más información.

PLM en la nube con Teamcenter X está diseñado para crecer contigo a medida que lo hace tu negocio
Video

PLM en la nube con Teamcenter X está diseñado para crecer contigo a medida que lo hace tu negocio

Descubre cómo Teamcenter X puede ayudar incluso a la startup más pequeña a crecer con un PLM en la nube que ofrece soporte al desarrollo de productos y a los equipos que trabajan en cualquier lugar y momento.