HW Acceleration with High-Level Synthesis
Embedded systems continue to see increasing demands for compute capability. Processor speeds however are not increasing sufficiently to meet these demands. One approach is to move functions from software running on general purpose CPU into bespoke hardware accelerators. Hardware accelerators have much greater parallelism and reduce data movement, enabling them to dramatically exceed the performance and efficiency of software. This session will introduce High-Level Synthesis, a technology that allows a developer to take a C++ function and automatically compile it into an RTL hardware description, suitable to be deployed into an ASIC or FPGA.
主讲嘉宾简介
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
相关资源
平衡新产品的成本、可持续性、质量和速度
NPI 流程可能既耗时又复杂。获取此电子书，了解企业如何更快、更高效地设计和制造新产品。
使用正确的数字工具加速新产品导入
详细了解机器部件和设备制造商目前面临的趋势和挑战，并了解如何以更具成本效益的方式加速将高质量的新产品推向市场。获取电子书。
通过新产品导入实现卓越质量
开始整合从设计到制造的质量管理流程。阅读本电子书，了解从何处开始实施新产品导入质量改进流程。