High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
主讲嘉宾简介
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
相关资源
借助产品设计技术大规模提速
借助产品设计技术缩短上市时间。多学科设计同时推动机械、电气和电子设计。
面向重型车辆设计的新一代 CAD 软件
NX CAD 将电气、机械和控制系统整合到真正的多学科平台中，并内置了车辆设计自动化和验证工具。
使用工程设计软件进行装备设计数字化转型
面向重型装备的工程设计软件可以助力实现自主操作和互联工作环境。了解更多信息。