High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
À propos de l'intervenant
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Ressources associées
Streamlining ship design with simulation and data management
Integrate finite element simulation seamlessly with CAD to make marine structural simulation software an advantage.
Unleash the power of an integrated CAE workflow for efficient design of fast boats
Learn how you can create a propulsion system with systems simulations and deploy it in a computational fluid dynamics (CFD) self-propulsion simulation to assess the maximum speed.
Bilan sur la simulation CFD à échelle réelle pour la conception marine par Milovan Peric
Ce Livre blanc examine les problèmes relatifs à l’extrapolation de la simulation CFD à la grandeur réelle et préconise l’analyse en grandeur réelle des conceptions marines dans des conditions de fonctionnement réalistes.