High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Poznaj naszego eksperta
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Powiązane treści
Speed up innovation in Consumer Products Industry with Integrated Program & Lifecycle Management
Looking to speed up innovation in CPG? Watch this webinar on integrated program and lifecycle management to launch more product initiatives to market.
Expert discussion: Enabling excellence with Integrated Lifecycle Management
Watch this webinar on enabling excellence in consumer products with integrated lifecycle management.
Zintegrowane zarządzanie programem i cyklem życia produktów konsumpcyjnych
Przyspiesz rozwój innowacji dzięki zintegrowanemu zarządzaniu programem i cyklem życia produktów konsumpcyjnych. Nasze unikalne rozwiązanie pozwala ...