High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.
主讲嘉宾简介
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
相关资源
操作指南：制定单一、准确的 BOM（物料清单）的更好方式
内置集成式物料清单软件的现代 PLM 解决方案可简化 BOM 管理。
指导指南：更好的设计工程协同
跨设计团队更好地进行工程协同和 ECAD MCAD 协调指导指南。提高工程效率。驱动创新。
操作指南：如何加快设计发布和工程设计审查
部署出色的产品生命周期管理方案，告别漫长的工程设计审查流程，如期发布产品设计。