High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.
Meet the speaker
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
Related resources
How-to guide: A better way to make a single, accurate BOM (Bill of Materials)
Modern PLM solutions with integrated bill of materials software simplifies BOM management.
How-To Guide: Better Design Engineering Collaboration
How to guide for better engineering collaboration and ECAD MCAD coordination across design teams. Increase engineering productivity. Drive innovation.
How-to Guide: Design Release and Accelerating the Engineering Design Review
Stop missing deadlines because of lengthy engineering design reviews and begin hitting design release deadlines with a better product lifecycle ...