Mobile devices today are composed of many specialized accelerators to achieve high-performance and low-power specifications. However, accelerator design and validation time is a limiting factor in creating these accelerator-rich SoCs. We address this problem by demonstrating the effectiveness of using new programming languages and existing hardware synthesis tools to drastically decrease the time needed to explore the design space of hardware accelerators. By pairing the image-processing language Halide with the Catapult® High-Level Synthesis tool, different accelerator designs can be rapidly produced and evaluated for performance, area, and power.
In this webinar, Jeff Setter demonstrates the effectiveness of using new programming languages and existing hardware synthesis tools to drastically decrease the time needed to explore the design space of hardware accelerators.
What you will learn:
- Effectiveness of using new programming languages and existing
hardware synthesis tools to drastically decrease the time needed to
explore the design space of hardware accelerators - How accelerator designs can be rapidly produced and evaluated for
performance, area, and power - Benefits of pairing the image-processing language Halide with the
Catapult® High-Level Synthesis tool
Conteúdo informativo relacionado
Streamlining ship design with simulation and data management
Integrate finite element simulation seamlessly with CAD to make marine structural simulation software an advantage.
Unleash the power of an integrated CAE workflow for efficient design of fast boats
Learn how you can create a propulsion system with systems simulations and deploy it in a computational fluid dynamics (CFD) self-propulsion simulation to assess the maximum speed.
Full scale CFD simulation for marine design: a review by Milovan Peric
This white paper examines common reservations for running CFD at full scale and encourages full-scale analysis of marine designs under realistic operating conditions