온디맨드 웨비나

Catapult AI NN – From AI/ML Framework to Optimized RTL

예상 소요 시간: 13분

공유

Intro slide to session

As demand for Machine Learning increases, the need for custom hardware acceleration is exploding. Developing hardware that is optimally tuned for Performance, Power & Area (PPA) and optimized to the network and application delivers enormous competitive advantages in silicon. Designers working in AI/ML Frameworks such as TensorFlow, PyTorch have previously relied on “rule of thumb” or RTL design teams to assess the cost of implementation. Catapult AI NN now delivers a methodology and flow from “AI/ML Framework to RTL” enabling rapid exploration of network, quantization, design reuse factors on a layer-by-layer basis for PPA, generating production-ready custom RTL without needing extensive HLS knowledge or RTL skills.

발표자 소개

Siemens EDA

Stuart Clubb

Technical Product Management Director

Stuart is responsible for Catapult HLS Synthesis and Verification Solutions since July 2017. Prior to this role, Stuart had been successfully managing the North American FAE team for Mentor/Siemens and Calypto Design Systems and was key to the growth achieved for the CSD products after the Calypto acquisition. Moving from the UK in 2001 to work at Mentor Graphics, Stuart held the position of Technical Marketing Engineer, initially on the Precision RTL synthesis product for 6 years and later on Catapult for 5 years. He has held various engineering and application engineering roles ASIC and FPGA RTL hardware design and verification. Stuart graduated from Brunel University, London, with a Bachelors of Science.

관련 자료

정확한 단일 BOM(Bill of Materials)을 생성하는 보다 효율적인 방법
E-book

정확한 단일 BOM(Bill of Materials)을 생성하는 보다 효율적인 방법

통합 BOM 소프트웨어가 있는 최신 PLM 솔루션을 통해 BOM 관리를 간소화할 수 있습니다.

방법 가이드: 보다 효율적인 설계 엔지니어링 협업
E-book

방법 가이드: 보다 효율적인 설계 엔지니어링 협업

설계 팀 간 보다 효율적인 엔지니어링 협업 및 ECAD MCAD 조정 방법 가이드 엔지니어링 생산성을 높이십시오. 혁신을 추진하십시오.

방법 가이드: 설계 릴리스 및 신속한 엔지니어링 설계 검토
E-book

방법 가이드: 설계 릴리스 및 신속한 엔지니어링 설계 검토

더 나은 제품 라이프사이클 관리로 오래 걸리는 엔지니어링 설계 검토 프로세스를 개선하여 설계 릴리스 기한을 맞추십시오.