STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
High-Level Synthesis has the great advantage of keeping the design at an algorithmic level, simplifying the translation into RTL. High-Level Verification at C++ level can help to catch several bugs in the earliest stage of the design. The usage of the UVMF (UVM Framework), generated by Catapult, is a good starting point to complete the verification at RTL Level. STMicroelectronics presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) as well as a method to add constraints to the random values generated in UVMF.
講演者の紹介
Stefano Moncalvo
MSc Electronic Engineering student
MSc Electronic Engineering student at Politecnico di Torino, specializing in embedded systems. Currently working on the master’s thesis, developing a verification flow for High-Level Synthesis IPs in collaboration with STMicroelectronics.
Martino Zerbini
Digital Design Engineer
Martino Zerbini joined STMicroelectronics in 2006 as Digital Design Engineer. He started using CatapultC in 2010 and introduced its usage inside the Audio Division design team. The main activity was the development of DSP part of Class-D amplifiers. Later he moved inside the MEMS Actuator Division developing laser and micro-mirror drivers. Since 2019, Martino focused his interests on Digital Verification, he is responsible for developing and executing an integrated strategy for the chip verification. From 2021 this includes IPs developed with CatapultC.
関連情報
.jpg?w=500&fit=max&q=60&dpr=1&auto=format)
機械設計、プロジェクト管理、および構成への統合的なアプローチ
グローバル競争に打ち勝ち、従業員のやりがいと士気を高められる環境を構築する。詳細はこちら
高度な生産 / 工作機械の設計にコラボレーション型設計アプローチを活用して、収益を最大化
シーメンスの先進的な生産 / 工作機械エンジニアリングで収益を最大化します。ホワイトペーパーを無料でダウンロード
産業機械の組み立て前に仮想コミッショニングツールを使用して、工場設置を計画
仮想コミッショニングは、デジタル・ツインを使用して産業用機械の動作を検証するものであり、これにより開発時間の短縮とコストの削減を達成します。