High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.
Relatore
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
Risorse correlate
Guida pratica: Come creare e gestire un’unica distinta base precisa
Le moderne soluzioni PLM con software integrato per le distinte base ne semplificano la gestione.
Guida: Ottimizzare la collaborazione a livello di progettazione
Come promuovere la collaborazione e il coordinamento ECAD-MCAD tra i team di progettazione. Migliora la produttività a livello di progettazione. Promuovi l'innovazione.
Guida: Accelerare il processo di revisione e release dei progetti
Grazie al PLM puoi dire addio alle scadenze mancate a causa dei lunghi processi di revisione dei progetti!