High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Meet the speaker
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Related resources
How-to guide: A better way to make a single, accurate BOM (Bill of Materials)
Modern PLM solutions with integrated bill of materials software simplifies BOM management.
How-To Guide: Better Design Engineering Collaboration
How to guide for better engineering collaboration and ECAD MCAD coordination across design teams. Increase engineering productivity. Drive innovation.
How-to Guide: Design Release and Accelerating the Engineering Design Review
Stop missing deadlines because of lengthy engineering design reviews and begin hitting design release deadlines with a better product lifecycle ...