on-demand webinar

ADCs: Tackling Design, Verification and Characterization Challenges of High-Performance, High-Accuracy, Low-Power Data Converters

Share

ADCs: Tackling Design, Verification and Characterization Challenges of High-Performance, High-Accuracy, Low-Power Data Converters

This presentation explores the design, verification, and silicon data performance of an Analog Bits Low Power SerDes fabricated in TSMC 16FFC process technology and verified using the AFS Platform.

Related resources

Calibre Design Solutions roadmap presented at DAC 2024
Video

Calibre Design Solutions roadmap presented at DAC 2024

Michael Buehler-Garcia presents a comprehensive overview of Calibre Design Solutions activities before, during, and after DAC.

Circuit Design and Verification of 7nm Low-Power, Low-Jitter PLLs
Webinar

Circuit Design and Verification of 7nm Low-Power, Low-Jitter PLLs

Learn how Silicon Creations met the stringent circuit verification and noise analysis requirements for their latest 7nm high performance analog and mi

High-performance silicon accurate transient noise simulation with Analog FastSPICE eXTreme technology
White Paper

High-performance silicon accurate transient noise simulation with Analog FastSPICE eXTreme technology

This paper examines circuit types that most commonly require transient noise analysis. It then demonstrates Siemens’ Analog FastSPICE eXtreme (AFS XT) tool’s runtime performance data for these circuit types.