点播式网络研讨会

Xperi®: A Designer’s Life with HLS

预估观看时长:10 分钟

分享

Xperi®: A Designer’s Life with HLS

This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection that they know well with RTL for comparison. The second is to use HLS to develop new Neural Network accelerators and how HLS could help them get from algorithm to critical FPGA demonstrators in a time that would not be possible with traditional RTL flow.

This webinar is part 8 of the webinar series HLS for Vision and Deep Learning Hardware Accelerators.

What you will learn:

  • Customer's experience using HLS for Image Processing and AI
  • Using HLS for algorithms such as Face Detection with RTL for
    comparison
  • How to use HLS to develop new Neural Network accelerators
  • How HLS can help get from algorithm to critical FPGA demonstrators
    faster than with traditional RTL flow

相关资源

将 Vivado HLS 设计移植到 Catapult HLS 平台
White Paper

将 Vivado HLS 设计移植到 Catapult HLS 平台

当开发要在数字逻辑解决方案—例如现场可编程门阵列 (FPGA) 和专用集成电路 (ASIC)—中实现的算法和知识产权 (IP) 块时,高层次综合 (HLS) 具有显著的优势。

Catapult LP 提供功耗优化后的 ESL 硬件实现流程
White Paper

Catapult LP 提供功耗优化后的 ESL 硬件实现流程

本文概括描述了用于探索低功耗架构的 Catapult 流程,并详细讨论了使用 Catapult LP 设计流程实现的低功耗优化结果。