Quantization of HLS Designs Using Value Range Analysis
Algorithm developers are usually using double precision data types to be able to focus on the mathematical functionality of the algorithm. When this algorithm is implemented as a hardware module, the data accuracy must be reduced to minimum number of bits that still fulfills the system performance requirements. The process of converting the floating-point algorithm to bit-level optimized model is complicated and requires special knowledge. This webinar introduces a simple and robust quantization methodology based on value range analysis.
What You Will Learn
- What is fixed-point conversion a.k.a quantization
- Dynamic and static quantization methods
- Handling special cases
- Using Catapult Value Range Analysis feature for quantizing HLS design
Who Should Attend
- Algorithm developers
- HLS designers
- HW designers
- Verification Engineers
主讲嘉宾简介
Petri Solanti
Senior Application Engineer
Petri Solanti is a senior application engineer at Siemens, with an HLS and low-power tools focus. He is a designer and application engineer with over 25 years of experience in Electronics System-Level design tools and methodologies. His areas of interest include design methodologies from algorithm to RTL, system analysis and HW/SW co-design. Prior to Mentor, Mr. Solanti held application engineer positions at Cadence, CoWare, Synopsys and MathWorks. He received his MScEE degree from Tampere University of Technology, Finland.
相关资源
采用加速工程设计解决方案为小型企业带来的优势
采用加速工程设计解决方案为小型企业带来的优势
面向中小企业 (SMB) 的加速工程解决方案
西门子加速工程 (AE) 解决方案可助力中小型企业加快产品上市速度并提高产品质量。阅读此电子书，了解更多相关信息。
从概念到制造的设计师之旅
了解设计师使用西门子数字化工业软件从概念到制造之旅的 4 个完整步骤。