点播式网络研讨会

NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques

预估观看时长:19 分钟

分享

NVIDIA's introductory slide

Catapult High-Level Synthesis has been successfully employed within NVIDIA for multiple generations of system-on-chip research demonstrations. This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations to identify and fix performance bugs.

主讲嘉宾简介

NVIDIA Research

Nathaniel Pinckney

Senior Research Scientist

Nate Pinckney received his B.S. degree in engineering from Harvey Mudd College in 2008, and his Ph.D. in electrical engineering from the University of Michigan in 2015. He has authored or coauthored over 40 publications in the areas of high-level synthesis methodologies, low-power VLSI design, and cryptographic accelerators. In 2015, he joined NVIDIA in Austin, TX.

相关资源

Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Webinar

Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis

Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
Webinar

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification

High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.

STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
Webinar

STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP

STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.

High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Webinar

High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?

Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.

Alibaba: Innovating Agile Hardware Development with Catapult HLS
Webinar

Alibaba: Innovating Agile Hardware Development with Catapult HLS

At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.