Nokia: Experience in Adopting HLS and HLV Methodology
Ever increasing requirements for shorter time to market and better resource usage are challenging us to explore different ways on how to improve our design and verification methodology. One of the solutions Nokia has explored is raising abstraction level in both RTL design and verification with the help of High-Level Synthesis and Verification tools.
主讲嘉宾简介
Eerik Niskanen
IP verification lead in Nokia Digital Front End ASIC
Eerik has been working in Nokia since 2019. He is currently focusing on UVM and High Level Verification and is a key member of HLS core team for Digital Front End SoCs.
相关资源
通过加快流体力学仿真来改进船舶设计流程
创建更加快速的流体力学仿真并优化船舶设计流程。使用这些 CFD 仿真软件技术即可节省时间。
Simulation process and data management for ship design
Learn how to create a seamless ship design workflow with simulation and data sharing. Ensure effective collaboration and provide the right information.
释放集成式 CAE 工作流程的强大功能，实现快艇的高效设计
了解如何使用系统仿真创建推进系统，并将其部署在计算流体动力学（CFD）自推进系统仿真中，以评估最大速度。