Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc. HLS tools are expected to synthesize this code to RTL which can be input to the traditional RTL downstream flow (RTL / GDS) RTL lint / formal check tools cannot be run on HLS RTL (as the errors cannot be correlated to HLS source code) Onespin systemC/C++ extension DV help to overcome this challenge. This session will be presented by Siemens on behalf of Infineon Technologies AG.
主讲嘉宾简介
Vlada Kalinic
SystemC Product Specialist
Vlada Kalinic is the SystemC Product Specialist at Siemens EDA, and is involved in the evaluations with the new customers as well supporting the current portfolio of the customers to improve the current SystemC flows. Vlada has also another role, as Product Specialist of EC-FPGA in OneSpin. Vlada holds a master’s degree with honors in Electrical and Computer Engineering, Embedded Systems and Algorithms from the University of Novi Sad (Serbia). Prior to Mentor/Siemens, Vlada worked with OneSpin for 5+ years and was involved in various successful evaluations with SystemC and EC-FPGA customers.
相关资源
.jpg?w=500&fit=max&q=60&dpr=1&auto=format)
使用低代码应用程序改善物联网的方法
低代码应用程序构建器是一款强大的工具，可以定制和改进您的物联网实施，为您提供相较于竞争对手的巨大优势。
使用 Insights Hub 减少机器停机时间并开发新的收入来源
扬州库开利用物联网数据优化机器制造运营和生产线
Drive service lifecycle profitability with technical publications
Learn how Rapid Author can reduce the cost and time of authoring technical documentation.