HW Acceleration with High-Level Synthesis
Embedded systems continue to see increasing demands for compute capability. Processor speeds however are not increasing sufficiently to meet these demands. One approach is to move functions from software running on general purpose CPU into bespoke hardware accelerators. Hardware accelerators have much greater parallelism and reduce data movement, enabling them to dramatically exceed the performance and efficiency of software. This session will introduce High-Level Synthesis, a technology that allows a developer to take a C++ function and automatically compile it into an RTL hardware description, suitable to be deployed into an ASIC or FPGA.
主讲嘉宾简介
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
相关资源
仿真驱动型设计时代已经到来
仿真驱动型设计时代已经到来。
成长型企业如何通过仿真和测试获得竞争优势
下载本免费电子书，听取 Tech-Clarity 介绍仿真和测试如何为成长型企业提供优势并助其管理复杂性。
通过仿真、测试和创成式设计加速产品开发
了解中小型企业如何通过使用仿真和测试来增强其制造流程，从而加速产品开发。