点播式网络研讨会

Hardware Accelerators – Exploring Power and Performance in Today’s AI

预估观看时长:17 分钟

分享

Picture of session's intro slide

The need for high-speed, low-power processing is at an all-time high. As emerging AI algorithms require thousands of computations, we can look to offload the processing from the CPU to a specifically designed hardware accelerator. This offboarding can lower the computation time, the power consumption, and the headache. Join us as we explore the design process from algorithm to hardware accelerator on a RISC-V processor as we quantify power consumption and performance.

主讲嘉宾简介

Siemens EDA

Cameron Villone

Product Manager

Cameron has joined Siemens in August 2023 through the Atlas New Graduate Program. Cameron graduated from Rochester Institute of Technology with a Masters Degree in Electrical Engineering focusing on Robotics, Embedded Systems, and Computer Vision. Cameron has held previous student roles at General Motors and Texas Instruments. Cameron is currently working primarily on marketing for low-level power estimation and analysis with the PowerPro team.

相关资源

面向重型装备的仿真过程和数据管理 (SPDM)
Webinar

面向重型装备的仿真过程和数据管理 (SPDM)

简化的设计验证工作流可以改善不同工程部门之间的协同和效率。参与此实时网络研讨会。

借助产品设计技术大规模提速
E-book

借助产品设计技术大规模提速

借助产品设计技术缩短上市时间。多学科设计同时推动机械、电气和电子设计。