简化地面振动试验和颤振认证，更快更安全地实现首航
证明飞机在整个飞行范围并无颤振，这是飞机认证必须满足的要求。这在飞机项目中是一个重要里程碑，必须充分准备，以避免出现延误甚至发生更糟糕的灾难。
任何颤振试验活动要取得成功，前提条件都是要具备良好的动力学 CAE 模型，经过飞机的全尺寸模态试验（地面振动试验）。此类地面振动试验是通向首航的必经之路，仿真能够为最佳结构装备提供宝贵见解，并在尽可能最短的时间内从试验获得最多信息。高效的关联和更新工具随后完成模型在所有飞行条件下的准确颤振仿真以确定飞行和颤振时间表。
观看此网络研讨会并了解仿真和试验组合方法如何能够帮助加快与结构动力学和颤振要求相关的验证过程。
了解如何：
- 高效准备并执行地面振动试验
- 构建准确动力学模型以供颤振预测
- 安全执行颤振试验
相关资源
Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.
STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.
CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.
High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.