Increasing complexity in modern aircraft systems and structures makes it challenging for engineers to develop aircraft within time and budget constraints.
This is particularly true in the context of new vertical take-off and landing (VTOL) aircraft development, where many disruptive aircraft configurations are being studied. Slender wings with concentrated mass at the tip, distributed propellers, moving components such as tilt rotors are some examples of elements which might induce aeroelastic stability issues. Exterior noise annoyance is also a challenge that must be addressed to enable flight in urban environment. Improved cabin comfort and component vibration qualification are other important requirements to be verified.
In this webinar, you will learn how ground and flight testing techniques support VTOL aircraft verification and certification processes.
To accelerate VTOL aircraft verification through an integrated digital twin approach, find out how to:
- Perform ground vibration testing (GVT) to understand the structural dynamics of the aircraft
- Virtually and physically test whether aeroelastic stability is reached within the flight envelope
- Assess the exterior and interior noise of the aircraft
- Efficiently execute vibration qualification testing of components
Meet the Speakers
Raphael Hallez
Business Development Manager, Simcenter Testing solutions for Aerospace
Raphael is an aerospace testing expert. With nearly 20 years at Siemens, he has been involved in many testing and simulation projects with aviation, space and defense companies.
Jens de Boer
Business Development Manager, Simcenter CAE solutions for Aerospace
Conteúdo informativo relacionado
Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.
STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.
CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.
High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.
Space Codesign High-Level Synthesis for Hardware/Software Architectural Exploration of an Inferencing Algorithm
Space Codesign Seminar: design flow including HW/SW co-design & HLS that allows developers to migrate compute intensive functions from software running on an embedded processor to a hardware based accelerator.