STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
High-Level Synthesis has the great advantage of keeping the design at an algorithmic level, simplifying the translation into RTL. High-Level Verification at C++ level can help to catch several bugs in the earliest stage of the design. The usage of the UVMF (UVM Framework), generated by Catapult, is a good starting point to complete the verification at RTL Level. STMicroelectronics presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) as well as a method to add constraints to the random values generated in UVMF.
발표자 소개
Stefano Moncalvo
MSc Electronic Engineering student
MSc Electronic Engineering student at Politecnico di Torino, specializing in embedded systems. Currently working on the master’s thesis, developing a verification flow for High-Level Synthesis IPs in collaboration with STMicroelectronics.
Martino Zerbini
Digital Design Engineer
Martino Zerbini joined STMicroelectronics in 2006 as Digital Design Engineer. He started using CatapultC in 2010 and introduced its usage inside the Audio Division design team. The main activity was the development of DSP part of Class-D amplifiers. Later he moved inside the MEMS Actuator Division developing laser and micro-mirror drivers. Since 2019, Martino focused his interests on Digital Verification, he is responsible for developing and executing an integrated strategy for the chip verification. From 2021 this includes IPs developed with CatapultC.
관련 자료
정확한 단일 BOM(Bill of Materials)을 생성하는 보다 효율적인 방법
통합 BOM 소프트웨어가 있는 최신 PLM 솔루션을 통해 BOM 관리를 간소화할 수 있습니다.
방법 가이드: 보다 효율적인 설계 엔지니어링 협업
설계 팀 간 보다 효율적인 엔지니어링 협업 및 ECAD MCAD 조정 방법 가이드 엔지니어링 생산성을 높이십시오. 혁신을 추진하십시오.