온디맨드 웨비나

NVIDIA: Design and Verification of a Machine Learning Accelerator SoC Using an Object-Oriented HLS-Based Design Flow

Using an Object-Oriented HLS-Based Design Flow

예상 소요 시간: 28분

공유

NVIDIA: Design and Verification of a Machine Learning Accelerator SoC Using an Object-Oriented HLS-Based Design Flow

A high-productivity digital VLSI flow for designing complex SoCs is presented in this webinar. It includes High-Level Synthesis tools, an efficient implementation of Latency-Insensitive Channels, and MatchLib - an object-oriented library of synthesizable SystemC and C++ components. The flow was demonstrated on a programmable machine learning inference accelerator SoC designed in 16nm FinFET technology.

NVIDIA’s DAC Paper: A Modular Digital VLSI Flow for High-Productivity SoC Design.

What you will learn:

  • How to shorten development time & cost
  • A high-productivity digital VLSI flow for designing complex SoCs
  • Efficient implementation of Latency-Insensitive Channels
  • MatchLib - an object-oriented library of synthesizable SystemC and
    C++ components

Who Should Attend

  • RTL designers
  • ASIC Designers
  • Engineers
  • Hardware architects
  • Managers

발표자 소개

NVIDIA

Brucek Khailany

Senior Director of ASIC and VLSI Research

Brucek Khailany joined NVIDIA in 2009 and currently leads the ASIC & VLSI Research group. During his time at NVIDIA, he has contributed to projects within research and product groups on topics spanning computer architecture, unit micro-architecture, and ASIC and VLSI design techniques. Dr. Khailany is also currently the Principal Investigator to a NVIDIA-led team under the DARPA CRAFT project researching high-productivity design methodology and design tools. Previously, Dr. Khailany was a Co-Founder and Principal Architect at Stream Processors, Inc. (SPI) where he led research and development activities related to highly-parallel programmable processor architectures. He received his Ph.D. and Masters in Electrical Engineering from Stanford University and received B.S.E. degrees in Electrical Engineering and Computer Engineering from the University of Michigan.

관련 자료

더 나은 제품 데이터 관리로 CAD 설계 시간을 단축하기 위한 전략
E-book

더 나은 제품 데이터 관리로 CAD 설계 시간을 단축하기 위한 전략

주요 시간 낭비 요소를 방지할 수 있는 최적의 CAD 데이터 관리 전략에 관해 알아보십시오. 산업 조사 기관인 Tech-Clarity에서 제공하는 무료 eBook을 다운로드하여 자세히 알아볼 수 있습니다.

PLM은 무엇이며, 왜 클라우드 PLM을 사용해야 할까요?
Infographic

PLM은 무엇이며, 왜 클라우드 PLM을 사용해야 할까요?

PLM 정의 클라우드 PLM으로 디지털 트윈을 효율적으로 관리해 혁신적인 제품을 시장에 더 빨리 선보이는 방법에 대해 알아보십시오. 자세히 알아보십시오.