Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc. HLS tools are expected to synthesize this code to RTL which can be input to the traditional RTL downstream flow (RTL / GDS) RTL lint / formal check tools cannot be run on HLS RTL (as the errors cannot be correlated to HLS source code) Onespin systemC/C++ extension DV help to overcome this challenge. This session will be presented by Siemens on behalf of Infineon Technologies AG.
발표자 소개
Vlada Kalinic
SystemC Product Specialist
Vlada Kalinic is the SystemC Product Specialist at Siemens EDA, and is involved in the evaluations with the new customers as well supporting the current portfolio of the customers to improve the current SystemC flows. Vlada has also another role, as Product Specialist of EC-FPGA in OneSpin. Vlada holds a master’s degree with honors in Electrical and Computer Engineering, Embedded Systems and Algorithms from the University of Novi Sad (Serbia). Prior to Mentor/Siemens, Vlada worked with OneSpin for 5+ years and was involved in various successful evaluations with SystemC and EC-FPGA customers.
관련 자료
PLM은 무엇이며, 왜 클라우드 PLM을 사용해야 할까요?
PLM 정의 클라우드 PLM으로 디지털 트윈을 효율적으로 관리해 혁신적인 제품을 시장에 더 빨리 선보이는 방법에 대해 알아보십시오. 자세히 알아보십시오.
CAD 설계 시 시간을 낭비하는 주요 요인에 대해 알아보십시오.
CAD의 단점이 있습니까? CAD 설계 시 시간 낭비가 발생한다면 그것이 바로 단점입니다!