STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
High-Level Synthesis has the great advantage of keeping the design at an algorithmic level, simplifying the translation into RTL. High-Level Verification at C++ level can help to catch several bugs in the earliest stage of the design. The usage of the UVMF (UVM Framework), generated by Catapult, is a good starting point to complete the verification at RTL Level. STMicroelectronics presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) as well as a method to add constraints to the random values generated in UVMF.
講演者の紹介
Stefano Moncalvo
MSc Electronic Engineering student
MSc Electronic Engineering student at Politecnico di Torino, specializing in embedded systems. Currently working on the master’s thesis, developing a verification flow for High-Level Synthesis IPs in collaboration with STMicroelectronics.
Martino Zerbini
Digital Design Engineer
Martino Zerbini joined STMicroelectronics in 2006 as Digital Design Engineer. He started using CatapultC in 2010 and introduced its usage inside the Audio Division design team. The main activity was the development of DSP part of Class-D amplifiers. Later he moved inside the MEMS Actuator Division developing laser and micro-mirror drivers. Since 2019, Martino focused his interests on Digital Verification, he is responsible for developing and executing an integrated strategy for the chip verification. From 2021 this includes IPs developed with CatapultC.
関連情報
航空宇宙向けMBSEを使用して、複雑化と統合の問題を克服
航空宇宙システムの開発を加速させ、敏捷性を高めるとともに、安全性、信頼性の高い製品を予算内でより迅速に提供できます。電子ブックで詳細をご覧ください。
航空宇宙業界向けMBSEプロセスの導入
航空宇宙関連企業の各ニーズに合わせてMBSE統合計画をカスタマイズします。シーメンスのチームがお客様に寄り添ってプロセスの各段階を通じてサポートします。詳細情報