オンデマンド・ウェビナー

NVIDIA: Design and Verification of a Machine Learning Accelerator SoC Using an Object-Oriented HLS-Based Design Flow

Using an Object-Oriented HLS-Based Design Flow

おおよその視聴時間28 分

共有

NVIDIA: Design and Verification of a Machine Learning Accelerator SoC Using an Object-Oriented HLS-Based Design Flow

A high-productivity digital VLSI flow for designing complex SoCs is presented in this webinar. It includes High-Level Synthesis tools, an efficient implementation of Latency-Insensitive Channels, and MatchLib - an object-oriented library of synthesizable SystemC and C++ components. The flow was demonstrated on a programmable machine learning inference accelerator SoC designed in 16nm FinFET technology.

NVIDIA’s DAC Paper: A Modular Digital VLSI Flow for High-Productivity SoC Design.

What you will learn:

  • How to shorten development time & cost
  • A high-productivity digital VLSI flow for designing complex SoCs
  • Efficient implementation of Latency-Insensitive Channels
  • MatchLib - an object-oriented library of synthesizable SystemC and
    C++ components

Who Should Attend

  • RTL designers
  • ASIC Designers
  • Engineers
  • Hardware architects
  • Managers

講演者の紹介

NVIDIA

Brucek Khailany

Senior Director of ASIC and VLSI Research

Brucek Khailany joined NVIDIA in 2009 and currently leads the ASIC & VLSI Research group. During his time at NVIDIA, he has contributed to projects within research and product groups on topics spanning computer architecture, unit micro-architecture, and ASIC and VLSI design techniques. Dr. Khailany is also currently the Principal Investigator to a NVIDIA-led team under the DARPA CRAFT project researching high-productivity design methodology and design tools. Previously, Dr. Khailany was a Co-Founder and Principal Architect at Stream Processors, Inc. (SPI) where he led research and development activities related to highly-parallel programmable processor architectures. He received his Ph.D. and Masters in Electrical Engineering from Stanford University and received B.S.E. degrees in Electrical Engineering and Computer Engineering from the University of Michigan.

関連情報

より良い製品データ管理でCAD設計の時間を短縮する戦略
E-book

より良い製品データ管理でCAD設計の時間を短縮する戦略

無駄な時間が最も多いCADデータ管理を改善させる戦略が分かります。業界調査会社のTech-Clarityによる無料の電子ブックをぜひダウンロードしてください。

PLMとは何か。なぜクラウド型PLMなのか。
Infographic

PLMとは何か。なぜクラウド型PLMなのか。

PLMとは何かコスト効果が高く高速のクラウド型Teamcenter Xを導入すると、革新的な製品を市場にいち早く投入できます。その詳細をご覧ください。詳細情報