LG Electronics: Video Encoder IP Design Optimization and Verification Using Catapult
As the algorithm complexity of semiconductor IP increases, design and verification times are lengthening, becoming a major factor delaying Time-To-Market (TTM). Accordingly, the semiconductor industry is focusing on securing competitiveness through PPA (Power, Performance, Area) optimization and exploring efficient development and verification methods for complex IPs. In this context, LG Electronics' SoC Center successfully designed a highly complex video encoder IP in a short period by adopting Catapult HLS. By leveraging the high-level design and verification capabilities of Catapult HLS, they were able to accelerate the design process and significantly reduce verification time. This resulted in greatly improved time and cost efficiency for IP development, and LG plans to increase the use of Catapult HLS in future development projects.
講演者の紹介
Jonghun Yoo
Senior Researcher, SoC Center
B.S. in Computer Engineering, Gwangwoon University, 2012. M.S in Computer Engineering, Gwangwoon University, 2014. SoC R&D Center, LG Electronics, 2014 ~ Present.
- 2014 ~ 2016: Video Codec device driver development
- Present: MPEG Encoder/Decoder IP & Low Latency Video Codec IP
development
William Lee
Consultant Application Engineer
William Lee is consultant application engineer at Siemens EDA.
He is supporting Catapult HLS, which is a fast and effective RTL implementation of functions described in high level languages such as C/C++/SystemC.
He is particularly interested in HLS implementation of applications in the fields of video image processing and AI/ML.
He has also worked as an RTL design and verification support engineer, delivering QuestaSim digital logic simulator technical support and debugging, coverage closure, formal verification, and SV/UVM.
Before joining Siemens EDA in 2015, he had 6 years of experience in IP development and Soc mass production in various processes as an ASIC/SoC RTL design and verification engineer, including camera image signal processing, memory controller design, memory optimization, and low power design.
He holds a B.S and Ph.D.(ABD) degree from Hanyang University, electronics and electrical Engineering.
関連情報
CAE統合ワークフローの力を発揮させて高速船を効率的に設計
システム・シミュレーションを実施して推進システムを作成し、それを使って数値流体力学 (CFD) 自航シミュレーションを実施し、最高速度を評価する方法を解説します。
Simulation process and data management for ship design
Learn how to create a seamless ship design workflow with simulation and data sharing. Ensure effective collaboration and provide the right information.
船舶設計のフルスケールCFDシミュレーション: 詳細な考察
このホワイトペーパーは、フルスケールCFDに関する通説を精査し、現実的な動作条件下で船舶設計のフルスケールCFD解析を行う方法を提案します。