How HLS helps project teams rapidly & accurately explore power/performance of
algorithms, quickly get to FPGA implementations to create
demonstrator/prototypes & use same source RTL IP for ASIC implementation.
9-part series provides a step-by-step walkthrough of what's needed to take a C++
floating-point algorithm all the way to optimized RTL using Catapult.
One or more images on this page have not been approved within the Siemens Digital Asset Management (DAM) Platform, preventing them from being published. However, you can view these images in Preview mode, where they are highlighted here with a dotted yellow border.