Stanford/AMD: Automated Methodology for Efficient Hardware Accelerator
Mobile devices today are composed of many specialized accelerators to achieve high-performance and low-power specifications. However, accelerator design and validation time is a limiting factor in creating these accelerator-rich SoCs. We address this problem by demonstrating the effectiveness of using new programming languages and existing hardware synthesis tools to drastically decrease the time needed to explore the design space of hardware accelerators. By pairing the image-processing language Halide with the Catapult® High-Level Synthesis tool, different accelerator designs can be rapidly produced and evaluated for performance, area, and power.
In this webinar, Jeff Setter demonstrates the effectiveness of using new programming languages and existing hardware synthesis tools to drastically decrease the time needed to explore the design space of hardware accelerators.
What you will learn:
- Effectiveness of using new programming languages and existing
hardware synthesis tools to drastically decrease the time needed to
explore the design space of hardware accelerators - How accelerator designs can be rapidly produced and evaluated for
performance, area, and power - Benefits of pairing the image-processing language Halide with the
Catapult® High-Level Synthesis tool
Risorse correlate
Xperi®: A Designer’s Life with HLS
This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection th
High-Level Synthesis Verification Technologies and Techniques
This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques
This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations.