Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc. HLS tools are expected to synthesize this code to RTL which can be input to the traditional RTL downstream flow (RTL / GDS) RTL lint / formal check tools cannot be run on HLS RTL (as the errors cannot be correlated to HLS source code) Onespin systemC/C++ extension DV help to overcome this challenge. This session will be presented by Siemens on behalf of Infineon Technologies AG.
Relatore
Vlada Kalinic
SystemC Product Specialist
Vlada Kalinic is the SystemC Product Specialist at Siemens EDA, and is involved in the evaluations with the new customers as well supporting the current portfolio of the customers to improve the current SystemC flows. Vlada has also another role, as Product Specialist of EC-FPGA in OneSpin. Vlada holds a master’s degree with honors in Electrical and Computer Engineering, Embedded Systems and Algorithms from the University of Novi Sad (Serbia). Prior to Mentor/Siemens, Vlada worked with OneSpin for 5+ years and was involved in various successful evaluations with SystemC and EC-FPGA customers.
Risorse correlate
Optimize downstream processes in the oil and gas industry through product lifecycle management (PLM)
Watch this Realize LIVE on-demand session about how PLM impacts the overall efficiency of the customer ecosystem built on a unified digital platform.
Enabling MBSE integration with Teamcenter: The key to establishing digital continuity
This Realize LIVE on-demand webinar shares the key to establishing digital continuity to break barriers between concepting and detailed engineering.
Meeting the requirements of the digital thread with simulation process and data management
Watch to learn how companies are realizing the value and benefits of the digital thread with simulation solutions for process and data management.