Xperi®: A Designer’s Life with HLS
This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection that they know well with RTL for comparison. The second is to use HLS to develop new Neural Network accelerators and how HLS could help them get from algorithm to critical FPGA demonstrators in a time that would not be possible with traditional RTL flow.
This webinar is part 8 of the webinar series HLS for Vision and Deep Learning Hardware Accelerators.
What you will learn:
- Customer's experience using HLS for Image Processing and AI
- Using HLS for algorithms such as Face Detection with RTL for
comparison - How to use HLS to develop new Neural Network accelerators
- How HLS can help get from algorithm to critical FPGA demonstrators
faster than with traditional RTL flow
Related resources
Catapult High-Level Synthesis and Verification Fact Sheet
Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.
StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses
StreamTV's SeeCubic faced an impossible task: develop a real-time conversion IP block for a custom SoC without knowing the target technology. This IP was critical for their glasses-free 3D solution.
BLUEDOT: Accelerating NN-based DeepField-PQO design using Catapult HLS
Service providers face high encoding costs due to HQ videos demand. BLUEDOT offers AI-based DeepField-PQO filter improving coding efficiency. It uses HLS for fast filter implementation into IP targeted for FPGA, Catapult for ASIC.