on-demand webinar

Xperi®: A Designer’s Life with HLS

Estimated Watching Time: 10 minutes

Share

Xperi®: A Designer’s Life with HLS

This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection that they know well with RTL for comparison. The second is to use HLS to develop new Neural Network accelerators and how HLS could help them get from algorithm to critical FPGA demonstrators in a time that would not be possible with traditional RTL flow.

This webinar is part 8 of the webinar series HLS for Vision and Deep Learning Hardware Accelerators.

What you will learn:

  • Customer's experience using HLS for Image Processing and AI
  • Using HLS for algorithms such as Face Detection with RTL for
    comparison
  • How to use HLS to develop new Neural Network accelerators
  • How HLS can help get from algorithm to critical FPGA demonstrators
    faster than with traditional RTL flow

Related resources

SLEC System Factsheet
Fact Sheet

SLEC System Factsheet

SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models

Catapult High-Level Synthesis and Verification Fact Sheet
Fact Sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.

DVCon 2025:  A must for hardware design and verification engineers
Blog Post

DVCon 2025: A must for hardware design and verification engineers

I've attended every DVCon US conference since its inception, over 30 years ago. I've also given keynotes at DVCon India.…