NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques
Catapult High-Level Synthesis has been successfully employed within NVIDIA for multiple generations of system-on-chip research demonstrations. This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations to identify and fix performance bugs.
Meet the speaker
Nathaniel Pinckney
Senior Research Scientist
Nate Pinckney received his B.S. degree in engineering from Harvey Mudd College in 2008, and his Ph.D. in electrical engineering from the University of Michigan in 2015. He has authored or coauthored over 40 publications in the areas of high-level synthesis methodologies, low-power VLSI design, and cryptographic accelerators. In 2015, he joined NVIDIA in Austin, TX.
Related resources
Questa Clock-Domain Crossing (CDC) verification
Using only your RTL (and SDC constraints or UPF power intent files), Questa CDC solutions automatically generate and analyze assertions to guard against chip-killing clock-domain crossing (CDC) issues.
Veloce Simulation-Acceleration Methodologies
Enables running real workloads and long tests faster in the simulation environment
Veloce Workflow Acceleration Methodologies
Fact Sheet for Veloce Workflow Acceleration Methodologies