Nokia: Experience in Adopting HLS and HLV Methodology
Ever increasing requirements for shorter time to market and better resource usage are challenging us to explore different ways on how to improve our design and verification methodology. One of the solutions Nokia has explored is raising abstraction level in both RTL design and verification with the help of High-Level Synthesis and Verification tools.
Meet the speaker
Eerik Niskanen
IP verification lead in Nokia Digital Front End ASIC
Eerik has been working in Nokia since 2019. He is currently focusing on UVM and High Level Verification and is a key member of HLS core team for Digital Front End SoCs.
Related resources
Design & verify 5G systems, Part 2
With Veloce X-STEP, partners can exchange fronthaul test configurations in an executable format to enable ecosystem-wide cooperation, thorough verification, and interoperability between devices from different vendors.
Veloce X-STEP O-RAN
With its unique O-RAN test capabilities, Veloce X-STEP ensures accurate protocol implementation and packet timings and, as a result, full interoperability between Fronthaul devices.
Catapult High-Level Synthesis and Verification Fact Sheet
Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.
Questa Verification Solution
The Questa verification solution is an assemblage of technologies, methodologies, and libraries for modern ASIC and FPGA designs. Questa continues to evolve in response to the growing complexity of SoC designs.