Nokia: Experience in Adopting HLS and HLV Methodology
Ever increasing requirements for shorter time to market and better resource usage are challenging us to explore different ways on how to improve our design and verification methodology. One of the solutions Nokia has explored is raising abstraction level in both RTL design and verification with the help of High-Level Synthesis and Verification tools.
Meet the speaker
Eerik Niskanen
IP verification lead in Nokia Digital Front End ASIC
Eerik has been working in Nokia since 2019. He is currently focusing on UVM and High Level Verification and is a key member of HLS core team for Digital Front End SoCs.
Related resources
Using job distribution to optimize signal integrity analysis through parallel simulation
Computational job distribution is an important component to scaling and optimizing any signal integrity analysis.
Manufacturing Driven Design leverages the intelligence within your PCB Design
Intelligent Process-Driven DFM Analysis for PCB Designers Recent component shortages and distribution disruptions have exposed both the fragility of global…
Unlock the future of electronic systems design at Realize LIVE Americas and Europe
In a rapidly evolving software-driven world, electronics content is becoming increasingly prevalent in all aspects of products and services. At…